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Abstract—Machine learning applied to architecture design presents a promising opportunity with broad applications. Recent deep
reinforcement learning (DRL) techniques, in particular, enable efficient exploration in vast design spaces where conventional design
strategies may be inadequate. This paper proposes a novel deep reinforcement framework, taking routerless networks-on-chip (NoC)
as an evaluation case study. The new framework successfully resolves problems with prior design approaches being either unreliable
due to random searches or inflexible due to severe design space restrictions. The framework learns (near-)optimal loop placement for
routerless NoCs with various design constraints. A deep neural network is developed using parallel threads that efficiently explore the
immense routerless NoC design space with a Monte Carlo search tree. Experimental results show that, compared with conventional
mesh, the proposed deep reinforcement learning (DRL) routerless design achieves a 3.25x increase in throughput, 1.6x reduction in
packet latency, and 5x reduction in power. Compared with the state-of-the-art routerless NoC, DRL achieves a 1.47x increase in
throughput, 1.18x reduction in packet latency, and 1.14x reduction in average hop count albeit with slightly more power overhead.
F
1 INTRODUCTION
Improvements in computational capabilities are increas-
ingly reliant upon advancements in many-core chip de-
signs. These designs emphasize parallel resource scaling
and consequently introduce many considerations beyond
those in single core processors. As a result, traditional de-
sign strategies may not scale efficiently with this increasing
parallelism. Early machine learning approaches, such as
simple regression and neural networks, have been proposed
as an alternative design strategy. More recent machine learn-
ing developments leverage deep reinforcement learning to
provide improved design space exploration. This capability
is particularly promising in broad design spaces, such as
network-on-chip (NoC) designs.
NoCs provide a basis for communication in many-core
chips that is vital for system performance [8]. NoC de-
signs involve many trade-offs between latency, throughput,
wiring resources, and other overhead. Exhaustive design
space exploration, however, is often infeasible in NoCs
and architecture design in general due to immense de-
sign spaces. Thus, intelligent exploration approaches would
greatly improve and benefit NoC designs.
Applications include recently proposed novel routerless
NoCs [27], [2]. Conventional router-based NoCs incur sig-
nificant power and area overhead due to complex router
structures. Routerless NoCs eliminate these costly routers by
effectively using wiring resources while achieving compara-
ble scaling to router-based NoCs. Prior research has demon-
strated up to 9.5x reduction in power and 7x reduction in
area compared with Mesh [2], establishing routerless NoCs
as a promising alternative for NoC designs. Like many
novel concepts and approaches in the architectural field,
substantial ongoing research is needed to explore the full
potential of the routerless NoC design paradigm. Design
challenges for routerless NoCs include efficiently exploring
the huge design space (easily exceeding 1012) while en-
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suring connectivity and wiring resource constraints. This
makes routerless NoCs an ideal case study for intelligent
design exploration approaches.
Routerless NoC approach has, thus far, followed two
approaches. The first, Isolated Multi-Ring (IMR) [27], uses
an evolutionary approach (genetic algorithm) for loop de-
sign based on random mutation/exploration. The second
approach (REC) [2] recursively adds loops following a strict
methodology based on the NoC size, thus severely restrict-
ing broad applicability. Briefly, neither approach guarantees
efficient generation of fully-connected routerless NoC de-
signs under various constraints.
In this paper, we propose a novel deep reinforce-
ment learning framework for design space exploration,
and demonstrate a specific implementation using router-
less NoC design as our case study. Efficient design space
exploration is realized using a Monte-Carlo Tree Search
(MCTS) that generates training data to a deep neural net-
work which, in turn, guides the search in MCTS. Together,
the framework self-learns loop placement strategies obeying
design constraints. Evaluation shows that the proposed
deep reinforcement learning design (DRL) achieves a 3.25x
increase in throughput, 1.6x reduction in packet latency,
and 5x reduction in power compared with a conventional
mesh. Compared with REC, the state-of-the-art routerless
NoC, DRL achieves a 1.47x increase in throughput, 1.18x
reduction in packet latency, and 1.14x reduction in average
hop count albeit with slightly more power overhead. When
scaling from a 4x4 to a 10x10 NoC under synthetic work-
loads, the throughput drop is also reduced dramatically
from 31.6% in REC to only 4.7% in DRL.
Key contributions of this paper include:
• Fundamental issues are identified in applying deep
reinforcement learning to routerless NoC designs;
• An innovative deep reinforcement learning frame-
work is proposed and implementation is presented
for routerless NoC design with various design con-
ar
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2straints;
• Cycle-accurate architecture-level simulations and
circuit-level implementation are conducted to eval-
uate the design in detail;
• Broad applicability of the proposed framework with
several possible examples is discussed.
The rest of the paper is organized as follows: Section
2 provides background on NoC architecture and reinforce-
ment learning techniques; Section 3 describes the issues in
prior methods for routerless NoC problems and the need
for a better method; Section 4 details the proposed deep
reinforcement learning framework; Section 5 illustrates our
evaluation methodology; Section 6 provides simulation re-
sults; Section 7 reviews related work; and Section 8 conclude
the paper.
2 BACKGROUND
2.1 NoC Architecture
Single-ring NoCs: Nodes in a single-ring NoC commu-
nicate using one ring connecting all nodes.1 Packets are
injected at a source node and forwarded along the ring to
a destination node. An example single-ring NoC is seen in
Figure 1(a). Single-ring designs are simple, but have low
bandwidth capabilities, severely restricting their applicabil-
ity in large-scale designs. Specifically, network saturation is
rapidly reached as more nodes are added due to frequent
end-to-end control packets [1]. Consequently, most single-
ring designs only scale to a modest number of processors
[21].
Router-based NoCs: Routers in NoC designs generally
consist of input buffers, routing and arbitration logic, and
a crossbar connecting input buffers output links. These
routers enable a decentralized communication system in
which routers check resource availability before packets are
sent between nodes [2]. Mesh (or mesh-based architectures)
are a common router-based NoC and have become the
de facto choice due to their scalability and relatively high
bandwidth [27]. The basic design, shown in Figure 1(b),
features a 2D grid of nodes with a router at every node.
These routers can incur 11% chip area [12] and, depending
upon frequency and activity, up to 28% chip power [7], [15]
overhead (although some recent work [30], [5] has shown
a much smaller router overhead when configured with
narrow links and shallow/few buffers at the cost higher
latency; this indirectly shows that routers are the main cost
in existing NoCs). Hierarchical-ring is a common multi-ring
design that uses a hierarchy of local and global rings. Figure
1(c) illustrates this hierarchy in which the dotted global ring
connects as local rings together. Routers are only needed for
nodes intersected by the global ring as they are responsi-
ble for packet transfer between ring groups [3]. Extensive
research has explored router-based NoC optimization [7],
[40], [16], but these solutions can only slightly reduce power
and area overhead [27].
Routerless NoCs: Significant overhead associated with
router-based topologies has motivated routerless NoC de-
signs. Early proposals [40] used bus-based networks in a
1. Note that rings and loops are used interchangeably in this paper.
Fig. 1. NoC Architecture. (a) Single-Ring (b) Mesh (c) Hierarchical Ring
hierarchical approach by dividing the chip into multiple seg-
ments, each with a local broadcast bus. Segments are con-
nected by a central bus with low-cost switching elements.
These bus-based networks inevitably experience contention
on local buses and at connections with the central bus,
resulting in poor performance under heavy traffic. Recently,
isolated multi-ring (IMR) NoCs have been proposed that
exploit additional interconnect wiring resources available in
modern semiconductor processes [27]. Nodes are connected
via at least one ring and packets are forwarded from source
to destination without switching rings. IMR improves over
mesh-based designs in terms of power, area, and latency,
but requires significant buffer resources: each node has a
dedicated input buffer for each ring passing through its
interface, thus a single node may require many packet-
sized buffers [27], [2]. Recent routerless NoC design (REC)
[2] has mostly eliminated these costly buffers by adopting
shared packet-size buffers among loops. REC uses just a
single flit-sized buffer for each loop, along with several
shared extension buffers to provide effectively the same
functionality as dedicated buffers [2].
Both IMR and REC routerless NoC designs differ from
previous designs in that no routing is performed during
traversal, so packets in a loop cannot be forwarded to
another loop [27], [2]. Both designs must therefore satisfy
two requirements: every pair of nodes must be connected
by at least one loop and all routing is done at the source
node. Figure 2 delineates these requirements and highlights
differences between router-based and routerless NoC de-
signs. Figure 2(a) depicts an incomplete 4x4 ring-based NoC
with three loops. These loops are unidirectional so arrows
indicate the direction of packet transfer for each ring. Node
F is isolated and cannot communicate with other nodes
since no ring passes through its interface. Figure 2(b) depicts
the NoC with an additional loop through node F . If routers
are used, such as at node A, this ring would complete the
NoC, as all nodes can communicate with ring switching.
Packets from node K , for example, can be transferred to
node P using path 3, which combines paths1 and path2. In
a routerless design, however, there are still many nodes that
cannot communicate as packets must travel along a single
ring from source to destination. That is, packets from node
K cannot communicate with node P because path1 and
path2 are isolated from each other. Figure 2(c) depicts an
example REC routerless NoC for 4x4[2]. Loop placement for
larger networks is increasingly challenging.
Routerless NoCs can be built with simple hardware
interfaces by eliminating crossbars and VC allocation logic.
As a result, current state-of-the-art routerless NoCs have
3Fig. 2. A 4x4 NoC with rings. (a) A NoC with one isolated node. (b) A
NoC without isolated nodes. (c) A 4x4 routerless NoC with rings.
achieved 9.5x power reduction, 7.2x area reduction, and
2.5x reduction in zero-load packet latency compared with
conventional mesh topologies [2]. Packet latency, in partic-
ular, is greatly improved by single-cycle delays per hop,
compared to standard mesh, which usually requires two
cycles for the router alone. Hop count in routerless de-
signs can asymptotically approach the optimal mesh hop
count using additional loops at the cost of power and
area. Wiring resources, however, are finite, meaning that
one must restrict the total number of overlapping rings at
each node (referred to as node overlapping) to maintain
physical realizability. In Figure 2 (b), node overlapping at
node A, for example, is three, whereas node overlapping
at node F is one. Routerless NoC design is a trivial task
if wiring resources are ignored, but, with strict node over-
lapping, design becomes substantially more challenging. As
discussed in Section 3, existing methods either do not satisfy
or do not enforce these potential constraints. We therefore
explore potential applications of machine learning to design
constraints such as node overlapping.
2.2 Reinforcement Learning
Background of Reinforcement Learning: Reinforcement
learning is a branch of machine learning that explores
actions in an environment to maximize cumulative re-
turns/rewards. Fundamental to this exploration is the en-
vironment, E , in which a software agent takes actions. In
our paper, this environment is represented by a routerless
NoC design. The agent attempts to learn an optimal policy
pi for taking a sequence of actions {at} from each state
{st}, acquiring returns {rt} at different times t in E [38].
Figure 3 depicts the exploration process in which the agent
learns to take an action at (adding a loop) given a state st
(information about an incomplete routerless NoC) with the
end goal of maximizing returns (minimizing average hop
count). The agent is encouraged to explore a broad set of
states in order to maximize cumulative returns. At each of
these states, there is a transition probability, P (st+1|st, at),
which represents the probability of transitioning from st
to st+1 given at. The learned value function V pi(s) under
policy pi is represented by
V pi(s) = E[
∑
t≥0
γt ∗ rt|s0 = s, pi] (1)
R =
∑
t≥0
γt ∗ rt (2)
where γ is a discount factor (≤ 1) and R is the discounted
cumulative return.
The goal of reinforcement learning is to maximize cu-
mulative returns R and, in case of routerless NoC design, to
minimize average hop count. To this end, the agent attempts
to learn the optimal policy pi∗ that satisfies
pi∗(s) = argmax
pi
E[
∑
t≥0
γt ∗ rt|s0 = s, pi]. (3)
Equation 1 under pi∗ thus satisfies the Bellman equation
V ∗(s) = E[r0 + γV ∗(s1)|s0 = s, pi∗] (4)
= p(s0)
∑
a0
pi∗(a0; s0)
∑
s1
P (s1|s0, a0)[r(s0, a0) + γV ∗(s1)],
(5)
where p(s0) is the probability of an initial state s0. Equation
5 suggests that an agent, after learning the optimal policy
function pi∗, can minimize the average hop count of a
routerless NoC. The set of possible loops, however, poses a
significant challenge for reinforcement learning exploration.
For instance, there are over a trillion (
(784
5
)
= 2.44 × 1012)
ways to choose just five loops from the 784 possible rectan-
gular loops for an 8x8 NoC. This challenge requires efficient
exploration and a powerful approximator that can learn an
appropriate policy function and/or value function.
Fig. 3. Reinforcement learning framework.
Deep Reinforcement Learning: Breakthroughs in deep
learning have spurred researchers to rethink potential ap-
plications for deep neural networks (DNNs) in diverse
domains. One result is deep reinforcement learning, which
synthesizes DNNs and reinforcement learning concepts to
address complex problems [32], [36], [37]. This synthesis
mitigates data reliance without introducing convergence
problems via efficient data-driven exploration based on
DNN output. Recently, these concepts have been applied
to Go, a grid-based strategy game involving stone place-
ment. In this model, a trained policy DNN learns optimal
actions by searching a Monte Carlo tree that records actions
suggested by the DNN during training [36], [37]. Deep re-
inforcement learning can outperform typical reinforcement
learning by generating a sequence of actions with better
cumulative returns [32], [36], [37].
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3.1 Design Space Exploration
Deep reinforcement learning provides a powerful founda-
tion for design space exploration using continuously refined
domain knowledge. This capability is advantageous since
existing methods for routerless NoC designs have limited
design space exploration capabilities. Specifically, the evolu-
tionary approach [27] explores the design space by evaluat-
ing generations of individuals and offspring. Selection uses
an objective function while evolution relies on random mu-
tation, leading to an unreliable search since past experiences
are ignored. Consequently, exploration can be misled and,
when applied to routerless NoCs, generate configurations
with high average hop count and long 48-hop loops in
an 8x8 NoC [2]. The recursive layering approach (REC)
overcomes these reliability problems using a predefined
configuration for each network size, thus strictly limiting
design flexibility. Latency improves as the generated loops
pass through fewer nodes on average[2], but hop count still
suffers in comparison to router-based NoCs as it is restricted
by the total number of loops. For an 8x8 NoC, the average
hop count is 5.33 in mesh and 8.32 in the state-of-the-art
recursive layering design, corresponding to a 1.5x increase
[2].
Both approaches are also limited by their inability to en-
force design constraints, such as node overlapping. Specif-
ically, node overlapping is a byproduct of their algorithms,
rather than a design constraint. In IMR, ring selection is
based solely on inter-core-distance and ring lengths [27] so
node overlapping may vary significantly based on random
ring mutation. Constraints could be built into the fitness
function, but these constraints are likely to be violated
to achieve better performance. Alternatively, in REC, loop
configuration for each network size is strictly defined. A
4x4 NoC must use exactly the loop structure shown in
Figure 2 (c) so node overlapping cannot be changed without
modifying the algorithm itself. These constraints must be
considered during loop placement since an optimal design
will approach these constraints to allow many paths for
packet transfer.
3.2 Reinforcement Learning Challenges
Several considerations apply to deep reinforcement learning
in any domain. To be more concrete, we discuss these
considerations in the context of routerless NoC designs.
Specification of States and Action: State specification
must include all information for the agent to determine op-
timal loop placement and should be compatible with DNN
input/output structure. An agent that attempts to minimize
average hop count, for example, needs information about
the current hop count. Additionally, information quality
can impact learning efficiency since inadequate information
may require additional inference. Both state representation
and action specification should be a constant size through-
out the design process because the DNN structure is invari-
able.
Quantification of Returns: Return values heavily influ-
ence NoC performance so they need to encourage beneficial
actions and discourage undesired actions. For example,
returns favoring large loops will likely generate a NoC
with large loops. Routerless NoCs, however, benefit from
diverse loop sizes; large loops help ensure high connectivity
while smaller loops may lower hop counts. It is difficult to
achieve this balance since the NoC will remain incomplete
(not fully connected) after most actions. Furthermore, an
agent may violate design constraints if the return values
do not appropriately deter these actions. Returns should be
conservative to discourage useless or illegal loop additions.
Functions for Learning: Optimal loop configuration
strategies are approximated by learned functions, but these
functions are notoriously difficult to learn due to high data
requirements. This phenomenon is observed in AlphaGo
[36] where the policy function successfully chooses from
192 possible moves at each of several hundred steps, but
requires more than 30 million data samples. An effective
approach must consider this difficulty, which can be poten-
tially addressed with optimized data efficiency and paral-
lelization across threads, as discussed later in our approach.
Guided Design Space Search: An ideal routerless NoC
would maximize performance while minimizing loop count
based on constraints. Similar hop count improvement can
be achieved using either several loops or a single loop. Intu-
itively, the single loop is preferred to reduce NoC resources,
especially under strict overlapping constraints. This implies
benefits from ignoring/trimming exploration branches that
add loops with suboptimal performance improvement.
4 PROPOSED SCHEME
4.1 Overview
The proposed deep reinforcement learning framework is
depicted in Figure 4. Framework execution begins by initial-
izing the Monte Carlo Tree Search (MCTS) with an empty
tree and a neural network without a priori training. The
whole process consists of many exploration cycles. Each
cycle begins with a completely disconnected NoC and adds
loops (actions) in steps until the NoC is fully connected.
As shown in the figure, several loops may be added in one
step. The DNN (dashed ”DNN” box) selects a good initial
loop, which in a sense directs the search to a particular
region in the design space; then several additional loops
are added by following MCTS (dashed ”MCTS” box) in
that region. The MCTS starts from the current NoC layout
(a MCTS node), and tree traversal selects loop placements
using either greedy exploration with a probability  or an
”optimal” action until a leaf (one of many explored NoC
configurations) is reached. Additional steps can be taken
to add more loops and reach a fully connected network.
At the end of the cycle, an overall reward (e.g., based on
hop count) is calculated and combined with information on
state, action, and value estimates to train the neural network
and update the search tree (the dotted ”Learning” lines).
The exploration cycle repeats many times until a (near-
)optimal routerless NoC design is found (”Stop”). Once the
search completes, full system simulations are used to verify
and evaluate the design. In the framework, the DNN gen-
erates coarse designs while MCTS efficiently refines these
designs based on prior knowledge to continuously improve
NoC configurations. Different from traditional supervised
learning, the framework does not require a training dataset
5beforehand; instead, the DNN and MCTS are gradually
trained by themselves from past exploration cycles.
The above actions, rewards, and state representations
in the proposed framework can be generalized for design
space exploration in router-based NoCs and in other NoC-
related research. Several generalized framework examples
are discussed in Section 6.7. The remainder of this section
addresses the application of the framework to routerless
NoC design as a way to present low-level design and
implementation details. Other routerless NoC implementa-
tion details including deadlock, livelock, and starvation are
addressed in previous work [27], [2] so are omitted here.
Fig. 4. Proposed deep reinforcement learning framework for routerless
NoC designs.
4.2 Routerless NoCs Representation
Representation of Routerless NoCs (States): State repre-
sentation in our framework uses a hop count matrix to
encode current NoC state as shown in Figure 5. A 2x2 router-
less NoC with a single clockwise loop is considered for
simplicity. The overall state representation is a 4x4 matrix
composed of four 2x2 submatrices, each representing hop
count from a specific node to every node in the network. For
example, in the upper left submatrix, the zero in the upper
left square corresponds to distance from the node to itself.
Moving clockwise with loop direction, the next node is one
hop away, then two, and three hops for nodes further along
the loop. All other submatrices are generated using the same
procedure. This hop count matrix encodes current loop
placement information using a fixed size representation to
accommodate fixed DNN layer sizes. In general, the input
state for an N xN NoC is an N2 xN2 hop count matrix.
Connectivity is also implicitly represented in this hop count
matrix by using a default value of 5 ∗ N for unconnected
nodes.
Fig. 5. Hop count matrix of a 2x2 routerless NoC.
Representation of Loop Additions (Actions): An action
is defined as adding a loop to an N × N NoC. We choose
to restrict loops to rectangles to minimize the longest path.
With this restriction, the longest path will be between diag-
onal nodes at the corners of the NoC, as in REC [2]. Actions
are encoded as (x1, y1, x2, y2, dir) where x1, y1, x2 and
y2 represent coordinates for diagonal nodes (x1, y1) and
(x2, y2) in the NoC, and dir indicates packet flow direction
within a loop. dir > 0.5 represents clockwise circulation
for packets whereas dir ≤ 0.5 represents counterclockwise
circulation. For example, the loop in Figure 5 represents
the action (0, 0, 1, 1, 1). We enforce rectangular loops by
checking that x1 6= x2 and y1 6= y2.
4.3 Returns After Loop Addition
The agent is encouraged to fully explore the state space us-
ing a reward function that returns zero for all valid actions.
Conversely, the agent is discouraged from taking repetitive,
invalid, or illegal actions using negative returns (penalties).
A repetitive action refers to adding a duplicate loop, receiv-
ing a −1 penalty. An invalid action refers to adding a non-
rectangular loop, corresponding to a −1 penalty. Finally, an
illegal action refers to adding a loop that causes the node
overlapping constraint of 2∗(N−1) to be violated, resulting
in a severe −5 ∗N penalty. The agent receives a final return
to characterize overall performance by subtracting average
hop count in the generated NoC from average mesh hop
count. Minimal average hop count is therefore found by
minimizing the magnitude of cumulative returns.
4.4 Deep Neural Network
Residual Neural Networks: Sufficient network depth is
essential and, in fact, leading results have used at least
ten DNN layers [36], [37], [13]. High network depth, how-
ever, causes overfitting for many standard DNN topolo-
gies. Residual networks offer a solution by introducing
additional shortcut connections between layers that allow
robust learning even with network depths of 100 or more
layers. A building block for residual networks is shown
in Figure 6(a). Here, the input is X and the output, after
two weight layers, is F (X). Notice that both F (X) and
X (via the shortcut connection) are used as input to the
activation function. This shortcut connection provides a
reference for learning optimal weights and mitigates the
vanishing gradient problem during back propagation [13].
Figure 6(b) depicts a residual box (Res) consisting of two
convolutional (conv) layers. Here, the numbers 3x3 and 16
indicate a 3x3x16 convolution kernel.
DNN architecture: The proposed DNN uses the two-
headed architecture shown in Figure 6(c), which learns both
the policy function and the value function. This structure
has been proven to reduce the amount of data required
to learn the optimal policy function [37]. We use convo-
lutional layers because loop placement analysis is similar
to spatial analysis in image segmentation, which performs
well on convolutional neural networks. Batch normalization
is used after convolutional layers to normalize the value
distribution and max pooling (denoted ”pool”) is used after
specific layers to select the most significant features. Finally,
both policy and value estimates are produced at the output
6as the two separate heads. The policy, discussed in section
4.2, has two parts: the four dimensions, x1, y1, x2, y2, are
generated by a softmax function following a ReLU while
dir is generated separately using a tanh function. Tanh is
used for direction as its output is between -1 and 1 whereas
ReLU’s output is between 0 and ∞. The value head uses
a single convolutional layer followed by a fully connected
layer, without an activation function, to predict cumulative
returns.
Fig. 6. Deep residual networks. (a) A generic building block for residual
networks. (b) A building block for convolutional residual networks. (c)
Proposed network.
Gradients for DNN Training: In this subsection we
derive parameter gradients for the proposed DNN archi-
tecture.2 We define τ as the search process for a routerless
NoC in which an agent receives a sequence of returns {rt}
after taking actions {at} from each state {st}. This process τ
can be described a sequence of states, actions, and returns:
τ = (s0, a0, r0, s1, a1, r1, s1, ...). (6)
A given sequence of loops is added to the routerless NoC
with probability (i.e., τ ∼ p(τ |θ)). We can then write the
expected cumulative returns for one sequence as
Eτ∼p(τ |θ)[r(τ)] =
∫
τ
r(τ)p(τ ; θ)dτ (7)
p(τ ; θ) = p(s0)
∏
t≥0
pi(at|st, θ)P (st+1,rt |st, at), (8)
where r(τ) is a return and θ is DNN weights/parameters
we want to optimize. We then differentiate the expected
cumulative returns for parameter gradients
∇Eτ∼p(τ |θ)[r(τ)] = ∇θ
∫
τ
r(τ)p(τ ; θ)dτ (9)
=
∫
τ
(r(τ)∇θ log p(τ ; θ))p(τ ; θ)dτ (10)
= Eτθ∼p(τ |θ)[r(τ)∇θ log p(τ ; θ)]. (11)
2. Although not essential for understanding the work, this subsection
provides theoretical support and increases reproducibility.
Notice that transition probability P (st+1,rt |st, at) is inde-
pendent of θ so we can rewrite Equation 11 as
Eτθ∼p(τ |θ)[r(τ)∇θ log p(τ ; θ)] (12)
= Eτθ∼p(τ |θ)[r(τ)∇θΣ log pi(at; st, θ)] (13)
≈
∑
t≥0
r(τ)∇θ log pi(at; st, θ). (14)
The equation 14 gradient is proportional to raw returns.
We rewrite equation 14 to minimize the difference between
predictions and real values as
∇θEτ∼p(τ |θ)[r(τ)] ≈
∑
t≥0
At∇θ log pi(at; st, θ) (15)
At =
∑
t′>t
γ t
′−trt′ − V (st; θ), (16)
where At is the advantage/difference between the pre-
dictions and real values. This approach is also known as
advantage actor-critic learning where the actor and the critic
represent the policy function and value function, respec-
tively [38]. In a two-headed DNN, θ consists of θpi and θv
for the policy function and the value function, respectively.
The gradients for the two parameter sets are then given as
dθpi = (
∑
t′>t
γ t
′−trt′ − V (st; θv))∇θpi log pi(at; st, θpi) (17)
dθv = ∇θv (
∑
t′>t
γ t
′−trt′ − V (st; θv))2. (18)
The whole training procedure repeats the following equa-
tions
θpi = θpi + γ ∗ dθpi (19)
θv = θv + c ∗ γ ∗ θv, (20)
where γ is a learning rate and c is a constant.
4.5 Routerless NoC Design Exploration
An efficient approach for design space exploration is es-
sential for routerless NoC design due to the immense
design space. Deep reinforcement learning approaches are
therefore well-suited for this challenge as they can leverage
recorded states while learning. Some work uses experience
replay, which guides actions using random samples. These
random samples are useful throughout the entire learning
process, so improve collected state efficiency [32], but break
the correlation between states. Another approach is the
Monte Carlo tree search (MCTS), which is more closely
correlated to human learning behavior based on experience.
MCTS stores previously seen routerless NoC configurations
as nodes in a tree structure. Each node is then labeled with
the expected returns for exploration starting from that node.
As a result, MCTS can provide additional insight during
state exploration and help narrow the scope of exploration
to a few promising branches [36] to efficiently learn optimal
loop placement.
In our implementation, each node s in the tree represents
a previously seen routerless NoC and each edge represents
an additional loop. Additionally, each node s stores a set
of statistics: V (snext), P (ai; s), and N(ai; s). V (snext) is
the mean cumulative return from snext and is used to
approximate the value function V pi(snext). P (ai; s) is the
7prior probability of taking action ai based on pi(a = ai; s).
Lastly, N(ai; s) is the visit count, representing the number
of times ai was selected at s. Exploration starts from state s,
then selects the best action a∗ based on expected exploration
returns given by
a∗ = argmax
ai
(U(s, ai) + V (snext)) (21)
U(s, ai) = c ∗ P (ai; s)
√∑
j N(aj ; s)
1 +N(ai; s)
, (22)
where U(s, ai) is the upper confidence bound and c is
a constant [35]. The first term in Equation 21 encourages
broad exploration while the second emphasizes fine-grained
exploitation. At the start, N(ai; s) and V (snext) are sim-
ilar for most routerless NoCs so exploration is guided
by P (ai; s) = pi(a = ai; s). Reliance upon DNN policy
decreases with time due to an increasing N(ai; s), which
causes the search to asymptotically prefer actions/branches
with high mean returns [37]. Search is augmented by an
-greedy factor where the best action is ignored with proba-
bility  to further balance exploration and exploitation.
Fig. 7. Monte Carlo tree search. (a) Search. (b) Expansion+evaluation
using DNN. (c) Backup.
There are three phases to the MCTS algorithm shown
in Figure 7: search, expansion+evaluation, and backup. (1)
Search: an agent selects the optimal action (loop placement)
by either following Equation 21 with probability 1 −  or
using a greedy search with probability . Algorithm 1 details
the greedy search that evaluates the benefit from adding
various loops and selects the loop with the highest benefit.
CheckCount() returns the total number of nodes that can
communicate after adding a loop with diagonal nodes at
(x1, y1) and (x2, y2). Next, the Imprv() function returns
the preferred loop direction based on the average hop count
improvement. The tree is traversed until reaching a leaf
node (NoC configuration) without any children (further
developed NoCs). (2) Expansion+evaluation: the leaf state
is evaluated using the DNN to determine an action for
rollout/expansion. Here, pi(a = ai; s) is copied, then later
used to update P (ai; s) in Equation 22. A new edge is
then created between s and snext where snext represents
the routerless NoC after adding the loop to s. (3) Backup:
After the final cumulative returns are calculated, statistics
for the traversed edges are propagated backwards through
the tree. Specifically, V (snext), P (ai; s), and N(s, ai) are all
updated.
4.6 Multi-threaded Learning
The framework incorporates a multi-threaded approach,
in which many threads independently explore the de-
Algorithm 1 Greedy Search
1: Initialization: bestLoop = [0, 0, 0, 0], bestCount = 0,
bestImprv = 0, and dir = 0
2: for x1 = 1;+1;N do
3: for y1 = 1:+1;N do
4: for x2 = x1+1:+1;N do
5: for y2 = y1+1:+1;N do
6: count = CheckCount(x1, y1, x2, y2)
7: if count ¿ bestCount then
8: bestCount = count
9: bestLoop = [x1, y1, x2, y2]
10: bestImpv, dir = Imprv(x1, y1, x2, y2)
11: else if return == bestCount then
12: imprv’, dre’ = Imprv(x1, y1, x2, y2)
13: if imprv’ ¿ bestImprv then
14: bestLoop = [x1, y1, x2, y2]
15: bestImprv = imprv’
16: dir = dir’
17: return bestRing, dir
sign space while collaboratively updating global parame-
ters. This facilitates efficient exploration for optimal router-
less NoC configurations [31]. Figure 8 depicts the pro-
posed framework with multi-threaded exploration. At
the start, thread 0 creates a parent DNN with initial
weights/parameters θ, then creates many child threads (1
to n) that create their own child DNNs, each of which acts
as an individual learning agent. The parent thread sends
DNN parameters to child threads and receives parameter
gradients from child threads. This multi-threaded approach
stabilizes convergence by averaging both large gradients
and small gradients during training [31]. The parent thread
additionally maintains a search tree that records past child
thread actions for each MCTS query.
Fig. 8. Multi-threaded framework.
5 METHODOLOGY
We evaluate the proposed deep reinforcement learning
(DRL) routerless design against the previous state-of-the-
art routerless design (REC) [2] and several mesh configura-
tions. All simulations use Gem5 with Garnet2.0 for cycle-
accurate simulation [6]. For synthetic workloads, we test
uniform random, tornado, bit complement, bit rotation,
shuffle, and transpose traffic patterns. Performance statistics
8TABLE 1
NoC Node Overlap and Loop Count
NoC Node Overlapping Loop Count
Size REC & DRL REC DRL
4x4 6 10 10
6x6 10 24 27
8x8 14 44 52
10x10 18 70 74
are collected for 100,000 cycles across a range of injection
rates, starting from 0.005 flits/node/cycle and incremented
by 0.005 flits/node/cycle until the network saturates. Re-
sults for PARSEC are collected after benchmarks are run
to completion with either sim-large or sim-medium input
sizes.3 Power and area estimations are based on Verilog
post-synthesis simulation, following a similar VLSI design
flow in REC that synthesizes the Verilog implementation in
Synopsys Design Compiler and conducts Place & Route in
Cadence Encounter under 15nm NanGate FreePDK15 Open
Cell Library [33].
We regard node overlapping as a more appropriate
measure than link overlapping (i.e., the number of links
between adjacent nodes) for manufacturing constraints. For
fair comparison, we use the node overlapping generated
by the algorithm in REC as a reference. Node overlapping
values are given in Table 1. Loop configurations for DRL
are generated using our proposed framework, described in
Section 4, with the desired node overlapping.
For synthetic and PARSEC workloads, REC and DRL
variants use identical configurations for all other parame-
ters, matching prior testing [2] for comparable results. Re-
sults nevertheless differ slightly due to differences between
Gem5 and Synfull [4], used in REC testing. In REC and DRL,
each input link is attached to a flit-sized buffer with 128-bit
link width. Packet injection and forwarding can each finish
in a single cycle up to 4.3 GHz. For all mesh simulations, we
use a standard two-cycle router delay in our baseline (Mesh-
2). We additionally test an optimized one-cycle delay router
(Mesh-1) and, in PARSEC workloads, an ”ideal” router with
zero router delay (Mesh-0) leaving only link and contention
delays. These mesh configurations all use 256-bit links, 2
VCs per link, and 4-flit input buffers. Packets are categorized
into control and data packets, with 8 bytes and 72 bytes,
respectively. The number of flits per packet is then given
as packet size divided by link width. Therefore, in REC
and DRL simulations, control packets are 1 flit and data
packets are 5 flits. Similarly, in mesh simulations, control
packets are 1 flit while data packets are 3 flits. For PARSEC
workloads, L1D and L1I cache sizes are set to 32 KB with 4-
way associativity and L2 cache is set to 128 KB with 8-way
associativity. Link delay is set to one cycle per hop for all
tests.
6 RESULTS & ANALYSIS
6.1 Design Space Exploration
The agent starts without a priori experience or training
data. Over time, as the search tree is constructed, the agent
3. Several workloads exhibit compatibility issues with our branch of
Gem5, but we include all workloads that execute successfully.
begins to explore more useful loop configurations, which
provide increased performance. Configurations satisfying
design criteria can be found in seconds and minutes for 4x4
and 10x10 NoCs, respectively. Figure 9 illustrates a 4x4 DRL
design. The generated topology is interestingly structured
similarly to REC [2], using only rectangular loops, but
replaces one inner loop with a larger loop and explores
different loop directions. The resulting topology is by no
means arbitrary and, in a 4x4 NoC, is completely symmetric
and far more regular than IMR. We observe similar structure
for 8x8 and 10x10 topologies, but omit these due to space
constraints.
Fig. 9. A 4x4 NoC topology generated by DRL.
6.2 Synthetic Workloads
Packet Latency: Figure 10 plots the average packet latency
of four synthetic workloads for a 10x10 NoC. Tornado and
shuffle are not shown as their trends are very similar to
bit rotation. Zero-load packet latency for DRL is the lowest
in all workloads. For example, with uniform random traffic,
zero-load packet latency is 9.89, 11.67, 19.24, and 26.85 cycles
for DRL, REC, Mesh-1, and Mesh-2, respectively, corre-
sponding to a 15.2%, 48.6%, and 63.2% latency reduction by
DRL. Across all workloads, DRL reduces zero-load packet
latency by 1.07x, 1.48x and 1.62x compared with REC, Mesh-
1, and Mesh-2, respectively. This improvement for both REC
and DRL over Mesh configurations results from reduced per
hop latency (one cycle). DRL improves over REC due to ad-
ditional connectivity and better loop placement. Observing
Table 1, in a 10x10 NoC, DRL provides four additional paths
that tend to connect more nodes due to a more effective
search process.
Throughput: DRL provides substantial throughput im-
provements for all traffic patterns. For uniform traffic,
throughput is approximately 0.1, 0.125, 0.195, and 0.305 for
Mesh-2, Mesh-1, REC, and DRL, respectively. Notably, in
transpose, DRL improves throughput by 208.3% and 146.7%
compared with Mesh-2 and Mesh-1. Even in bit complement
where mesh configurations perform similarly to REC, DRL
still provides a 42.8% improvement over Mesh-1. Overall,
DRL improves throughput by 3.25x, 2.51x, and 1.47x com-
pared with Mesh-2, Mesh-1, and REC, respectively. Again,
additional loops with greater connectivity in DRL allow
a greater throughput compared with REC. Furthermore,
improved path diversity provided by these additional loops
allows much higher throughput compared with mesh con-
figurations.
6.3 PARSEC Workloads
We compare real-world application performance for REC,
DRL, and three mesh configurations with a set of PARSEC
9Fig. 10. Average packet latency for synthetic workloads in 10x10 NoC.
Fig. 11. Packet latency for PARSEC workloads.
benchmarks. We generate Mesh-0 results by artificially re-
ducing packet latency by the hop count for every recorded
flit since such a configuration is difficult to simulate other-
wise. As a result, performance is close to but slightly worse
than a truly ”ideal” zero-cycle-router mesh. NoC sizes of
4x4 and 8x8 are evaluated using Gem5.
Packet Latency: As shown in Figure 11, for the 4x4 net-
work, variations in loop configuration are relatively small,
being heavily influenced by full-connectivity requirements.
Nevertheless, in the 4x4 NoC, DRL improves performance
over REC in all but two applications where performance
is similar. For example, DRL reduces packet latency by
4.7% in fluidanimate compared with REC. Improvements
over mesh configurations for fluidanimate are greater with
a 68.5%, 60.4%, and 54.9% improvement compared with
Mesh-2, Mesh-1, and Mesh-0. On average, DRL reduces
packet latency by 70.7%, 62.8%, 56.1%, and 2.6% compared
with Mesh-2, Mesh-1, Mesh-0, and REC, respectively.
DRL improvements are substantial in the 8x8 NoC as
DRL can explore a larger loop configuration design space.
For example, in fluidanimate, average packet latency is
21.7, 16.4, 12.9, 11.8, and 9.7 in Mesh-2, Mesh-1, Mesh-0,
REC, and DRL, respectively. This corresponds to a 55.6%,
41.0%, 25.3%, and 18.2% improvement for DRL compared
with Mesh-2, Mesh-1, Mesh-0, and REC. On average, DRL
reduces packet latency by 60.0%, 46.2%, 27.7%, and 13.5%
compared with Mesh-2, Mesh-1, Mesh-0, and REC, respec-
tively.
Hop Count: Figure 12 compares the average hop count
for REC, DRL, and Mesh-2 for 4x4 and 8x8 NoCs. Only
Mesh-2 is considered as differences in hop count are negligi-
ble between mesh configurations (they mainly differ in per-
hop delay). For 4x4 networks, REC and DRL loop configu-
rations are relatively similar so improvements are limited,
but DRL still provides some improvement in all workloads
compared with REC. In streamcluster, average hop count is
1.79, 2.48, and 2.34 for mesh, REC, and DRL, respectively. On
average, DRL hop count is 22.4% higher than mesh and 3.8%
less than REC. For larger network sizes, we again observe
the benefit from increased flexibility in loop configuration
that DRL exploits. This optimization allows more loops to
be generated, decreasing average hop count compared with
REC by a minimum of 12.7% for bodytrack and a maximum
of 14.3% in fluidanimate. On average, hop count for DRL is
13.7% less than REC and 35.7% higher than mesh.
Execution Time: Execution times for 8x8 PARSEC work-
loads are given in Table 2. Reductions in hop count and
packet latency may not necessarily translate to reduced
execution time as applications may be insensitive to NoC
performance (notably streamcluster). Nevertheless, in flu-
idanimate, a NoC sensitive workload, DRL reduces exe-
cution time by 30.7% over Mesh-2, 16.4% over Mesh-1,
and 3.17% over REC. Overall, DRL provides the smallest
execution time for every workload and, on average, DRL’s
execution is 13.3% faster than Mesh-2, 7.1% faster than
Mesh-1, and 1.0% faster than REC. Note that NoC traffic for
PARSEC workloads is known to be light, so the significant
throughput advantage of DRL over mesh and REC (as seen
in Figure 10) is not fully demonstrated here.
Fig. 12. Average hop count for PARSEC workloads.
6.4 Power
Figure 13 compares the power consumption of REC, DRL,
and Mesh (Mesh-2) across PARSEC workloads. Results are
generated after Place & Route in Cadence Encounter under
15nm technology node [33]. The global activity factor is
estimated with the link utilization statistics from Gem5
simulations. Verilog implementation uses this activity factor
for several sets of parameters to appropriately represent
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TABLE 2
8x8 PARSEC workload execution time (ms).
Workload NoC Type
Mesh-2 Mesh-1 REC DRL
Blackscholes 4.4 4.2 4.0 4.0
Bodytrack 5.4 5.3 5.1 5.1
Canneal 7.1 6.4 6.1 6.0
Facesim 626.0 587.0 515.2 512.3
Fluidanimate 35.3 29.2 25.2 24.4
Streamcluster 11.0 11.0 11.0 11.0
Fig. 13. Power consumption for PARSEC workloads.
average power across the 8x8 NoC. Values are reported
using weighted averages. A clock frequency of 2.0 GHz is
used, comparable to commercial many-core processors.
Static power is 0.18mW for REC and 0.23mW for DRL,
both of which are considerably lower than the 1.23 mW of
Mesh. The slight increased from REC to DRL is expected
as resources required to support the additional links, such
as loop selection and buffers, will scale relatively linearly.
Other resources, including ejection buffers, are constant in
all configurations as a similar number will satisfy the equiv-
alent traffic [2]. Dynamic power is the lowest for DRL due
to improved resource utilization, leading to lower global
activity factors and fewer active cycles compared with REC.
As a result, DRL has lower dynamic power than REC in all
workloads. DRL also provides significant savings over mesh
due to reduced routing logic and fewer buffers. On average,
dynamic power for DRL is 80.8% and 11.7% less than Mesh
and REC, respectively.
6.5 Area
Figure 14 compares the interface area for REC, DRL, and
Mesh (Mesh-2) configurations. Area values in the figure are
given using weighted averages to represent all nodes in an
8x8 NoC. REC has the smallest area at 6,083 µm2 as there
are just 10.4 loops per node on average. The area for DRL
is a bit larger at 7,652 µm2 due to an increased average
of 13.3 loops per node. Finally, the area for mesh is much
higher at 45,278 µm2. This difference is mainly attributed to
the ability of routerless NoCs to avoid using crossbars and
virtual channels. Note that the above area results for REC
and DRL have already included the small look-up table at
source. The table is needed to identify which loop to use for
each destination (if multiple loops are connected), but each
entry has only a few bits [2]. Precisely, the area for the table
and related circuitry is 443 µm2, equivalent to only 0.9% of
the Mesh router (power is 0.028mW or 1.13% of Mesh).
We have also evaluated the additional repeaters nec-
essary to support DRL. The total repeater area is 0.159
mm2, so the additional overhead for DRL compared to REC
represents just 1.1% of Mesh.
Fig. 14. Area comparison (after P&R).
6.6 Discussion
Power and Area Overhead: DRL primarily improves per-
formance over REC due to more effective loop configura-
tions. Specifically, DRL generates NoC configurations with
a higher average loop count per node (but still within the
same maximum node overlapping as REC), thus having
more overall loops and links. These additional resources,
however, actually allow better utilization for other interface
resources, resulting in lower average dynamic power. The
additional area overhead is likewise expected.
In both power and area analysis, we assume that each
node interface uses the exact number of loops generated by
REC and DRL. This gives an advantage to REC by assuming
that fewer loops lead to smaller interface area. In practice,
to reduce design and verification efforts, all the nodes in a
routerless NoC will likely use the same interface determined
by the node overlapping cap, and simply leave unused loop
ports idle. In that case, the static power and area for REC
and DRL will be the same due to equal node overlapping.
Comparison with IMR: REC has previously been shown
to improve over IMR in all aspects [2]. In synthetic test-
ing, REC achieves an average 1.25x reduction in zero-load
packet latency and a 1.61x improvement in throughput over
IMR. Similarly, in real benchmarks, REC achieves a 41.2%
reduction in average latency. Both static and dynamic power
are also significantly lower in REC due to reduced buffer
requirements and more efficient wire utilization. Finally,
REC area is just 6,083 µm2 while IMR area is 20,930 µm2,
corresponding to a 2.4x increase. Comparisons between REC
and DRL were therefore the primary focus in previous
subsections since REC better represents the current state-
of-the-art in routerless NoCs. The large gap between IMR
and REC also illustrates that traditional design space search
(e.g., genetic algorithm in IMR) is far from sufficient, which
calls for more intelligent search strategies.
Reliability: Reliability concerns for routerless NoC stem
from the limited path diversity since wiring constraints
restrict the total number of loops. For a given node over-
lapping, DRL designs provide more loops and thus more
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paths between nodes as more nodes approach the node
overlapping cap. In the 8x8 NoC, there are, on average, 2.77
paths between any two nodes in REC. This increases to 3.79
paths, on average, between any two nodes in DRL. DRL can
therefore tolerate more link failures before the NoC fails.
Scalability: DRL scales very well compared with both
REC and mesh configurations. For PARSEC workloads,
shown in Figure 11, the difference in packet latency between
REC and DRL increases from an 2.6% improvement in the
4x4 NoC to a 13.5% improvement in the 8x8 NoC. Average
hop count, shown in Figure 12, exhibits a similar trend. DRL
improves average hop count by 3.8% in a 4x4 NoC and
13.7% in an 8x8 NoC. Scaling improvements are more ev-
ident in synthetic workloads. Figure 15, for example, shows
scaling results for 4x4 to 10x10 NoC sizes with uniform ran-
dom workloads. Note that the same axis values are used for
all NoC sizes to emphasize scaling performance. Whereas
REC throughput decreases from 0.285 flits/node/cycle to
0.195 flits/node/cycle, corresponding to a 31.6% decrease,
the throughput for DRL only changes slightly from 0.32 to
0.305 flits/node/cycle, corresponding to a 4.7% reduction.
Increasing the NoC size allows more flexibility in loop
exploration, and thus more effective use of wiring resources
for a given node overlapping constraint. Additionally, loop
designs for N ×M NoCs using DRL is straightforward to
implement, only requiring modifications to the DNN for
dimension sizes.
Fig. 15. Synthetic Scaling for NoC Configurations.
6.7 Broad Applicability
Routerless NoC design represents just one possible ap-
plication for the framework presented in this paper. This
framework, with modifications to state/action representa-
tions, could also be applied to router-based NoC designs.
Specifically, one related application is in 3-D NoCs where
higher dimensionality encourages novel design techniques.
Prior work has explored small-world router-based designs
[9], [10] using a relatively limited learning-based approach.
The design space exploration would be more effective if our
framework is used. Specifically, state representation using
hop count remains compatible with the current DNN struc-
ture by concatenating matrices for each 2D layer. Actions
can involve adding links between nodes in the same layer
(intra-layer links) or different layers (inter-layer links). One
DNN can be used for each action type to achieve an efficient
deep reinforcement learning process with a smaller design
space. A significant advantage of our framework is that
strict constraints can be enforced on link addition, such as
3-D distance, to meet timing/manufacturing capabilities.
The proposed framework can also be generalized to
apply to other research problems related to NoCs. While
detailed exploration is beyond the scope of this paper, we
briefly mention here a few promising examples that can
benefit from our framework. One example is to exploit the
underutilized wiring resources in silicon interposer [20], [25]
and use the framework to explore better ways of connecting
CPU cores and stacked memories. The framework could
similarly be used to improve the latency and throughput of
chiplet networks [43], [29] by exploring novel interconnects
structures that are non-intuitive and hard for human to
conceive. NoCs for domain-specific accelerators (e.g., [24]
and many others) are another possible application of the
framework. Due to the data-intensive nature, accelerators
can greatly benefit from high performance [26] and possibly
reconfigurable [14] NoCs, where the framework can be
extended to explore better connectivity among processing
elements (PEs) and between PEs and memory.
7 RELATED WORK
Research on routerless NoCs has been limited to two meth-
ods. IMR uses a genetic algorithm with random mutations
to generate loop configuration. REC constructs layers re-
cursively, generating an exact structure for a given NoC
size. Our approach fundamentally differs from IMR and
REC as it can guarantee fully connected loop configurations
with various design constraints. This advantage is crucial to
allow improved flexibility in diverse applications.
Many studies have explored machine learning applied
to architecture and related tools [11], [17], [18], [19], [23],
[22], [39], [42], [41], [44], [34], [28], but none have explored
application to routerless NoCs. Performance prediction, for
example, is a popular topic for machine learning applica-
tion, e.g., Ipek et al. [17], [18] pair artificial neural networks
with sigmoid activation functions to build a predictive
design-space model. Machine learning has also been ap-
plied to architectural components, e.g., Jime´nez et al. [39]
use a perceptron-based approach for last level cache reuse
prediction. Similar research is limited to specific aspects of
architectural design and is thus complementary to our work
on routerless NoCs.
Machine learning has also been used to address NoC
design concerns such as congestion. Ipek et al. [19] use
reinforcement learning to mitigate traffic congestion with an
approximate return function. The learned function allowed
improved path selection for packet transfer using current
traffic statistics such as queue lengths. That work, however,
uses a single learned function and does not enforce specific
design constraints. In contrast, our framework involves both
a policy and value function, using a two-headed DNN struc-
ture, both of which are subject to strict design constraints.
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8 CONCLUSION
Design space exploration using deep reinforcement learning
promises broad application to architectural design. Current
Routerless NoC designs, in particular, have been limited by
their ability to search design space, making routerless NoCs
an ideal case study to demonstrate our innovative frame-
work. The proposed framework integrates deep learning
and Monte Carlo search tree with multi-threaded learning
to efficiently explore large design space under constraints.
Full system simulations shows that, compared with state-
of-the-art routerless NoC, our proposed deep reinforcement
learning NoC can achieve a 1.47x increase in throughput,
1.18X reduction in packet latency, and 1.14x reduction in
average hop count, with only a few percent of power
overhead. The proposed framework has broad applicability
to other NoC design exploration problems with constraints,
and future work can be conducted to investigate this further.
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